product
Products
Home /

SEMICONDUCTORS

/

Electronic Components

/

Micron

/Micron MT29F4G01ABAFDWB NANDFLASH IC

Micron MT29F4G01ABAFDWB NANDFLASH IC

Part Numbering Information

Micron NAND Flash devices are available in different configurations and densities. Verify valid part numbers byusing Micron’s part catalog search at www.micron.com. To compare features and specifications by device type,visit www.micron.com/products. Contact the factory for devices not found.

  • Brand:

    Micron
  • Product Details

Features

•  Open NAND Flash Interface (ONFI) 1.0-compliant1

•  Single-level cell (SLC) technology

•  Organization

–   Page size x8: 2112 bytes (2048 + 64 bytes)

–   Page size x16: 1056 words (1024 + 32 words)

–   Block size: 64 pages (128K + 4K bytes)

–   Plane size: 2 planes x 2048 blocks per plane

–   Device size: 4Gb: 4096 blocks; 8Gb: 8192 blocks16Gb: 16,384 blocks

•  Asynchronous I/O performance

–tRC/tWC: 20ns (3.3V ), 25ns (1.8V )

•  Array performance

–   Read page: 25μs 3

–   Program page: 200μs (TYP: 1.8V, 3.3V )3

–   Erase block: 700μs (TYP)

•  Command set: ONFI NAND Flash Protocol

•  Advanced command set

–   Program page cache mode4

–   Read page cache mode 4

–   One-time programmable (OTP) mode

–   Two-plane commands 4

–   Interleaved die (LUN) operations

–   Read unique ID

–   Block lock (1.8V only)

–   Internal data move

•  Operation status byte provides software method fordetecting

–   Operation completion

–   Pass/fail condition

–   Write-protect status

•  Ready/Busy# (R/B#) signal provides a hardwaremethod of detecting operation completion

•  WP# signal: Write protect entire device

•  First block (block address 00h) is valid when ship-ped from factory with ECC. 

For minimum requiredECC, see Error Management.

•  Block 0 requires 1-bit ECC if PROGRAM/ERASE cy-cles are less than 1000

•  RESET (FFh) required as first command after pow-er-on

•  Alternate method of device initialization (Nand_In-it) after power up (contact factory)

•  Internal data move operations supported within theplane from which data is read

•  Quality and reliability

–   Data retention: 10 years

–   Endurance: 100,000 PROGRAM/ERASE cycles

•  Operating voltage range

–   VCC: 2.7–3.6V

–   VCC: 1.7–1.95V

•  Operating temperature:

–   Commercial: 0°C to +70°C

–   Industrial (IT): –40ºC to +85ºC

•  Package

–   48-pin TSOP type 1, CPL2

–   63-ball VFBGANotes:


Send A Message
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.
If you have questions or suggestions,please leave us a message,we will reply you as soon as we can!

Product Categories

New Products

Related Products
MT41K256M16LY

Micron MT41K256M16LY DDR3L SDRAM

Description  DDR3L SDRAM (1.35V) is a low voltage version of the  DDR3 SDRAM (1.5V).

W9812G6KH-6 Winbond

W9812G6KH-6 Winbond RAM Memory Chip IC

FUNCTIONAL DESCRIPTION:Power Up and Initialization;Programming Mode Register;Bank Activate Command;Read and Write Access Modes;Burst Read Command.

MPS MP2225

MPS MP2225 High-Efficiency, 5A, 18V, 500kHz Synchronous, Step-Down Converter

The MP2225 is a high-frequency, synchronous, rectified,   step-down,   switch-mode   converter   with  built-in  power  MOSFETs.

M15T2G16128A-DEBG2LS

ESMT DDR3 SDRAM M15T2G16128A-DEBG2LS

16M x 16 Bit x 8 Banks  DDR3(L) SDRAMDescription  The 2Gb Double-Data-Rate-3(L) (DDR3(L)) DRAM is double data rate architecture to achieve high-speed operation. It is  internally configured as an eight bank DRAMs.  The 2Gb chip is organized as 16Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed  double-data-rate transfer rates of up to 1866 Mb/sec/pin for general applications.  The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are  synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK  rising and  CK  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous  fashion.  These devices operate with a single 1.35V -0.067V/+0.1V or 1.5V ± 0.075V power supply and are available in BGA packages.

3V 128Mbit Serial Flash Memory With

Winbond W25Q128JVSIQ 3V 128Mbit Serial Flash Memory With

DUAL/QUAD SPIThe W25Q128JV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructionsuse the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on therising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) toread data or status from the device on the falling edge of CLK.Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses ordata to the device on the rising edge of CLK and read data or status from the device on the falling edge ofCLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.When QE=1, the /WP pin becomes IO2 and the /HOLD pin becomes IO3.

SAMSUNG K4A4G165WE-BCRC

SAMSUNG K4A4G165WE-BCRC FBGA-96 4Gb DDR4 SDRAM

The 4Gb DDR4 SDRAM E-die is organized as a 32Mbit x 16 I/Os x 8banks  device. This synchronous device achieves high speed double-data-rate  transfer rates of up to 2400Mb/sec/pin (DDR4-2400) for general applications.

ST MCU STM32F051C8T6

ST MCU STM32F051C8T6 LQFP-48

Low- and medium-density advanced ARM™-based 32-bit MCU with  16 to 64 Kbytes Flash, timers, ADC, DAC and comm. interfaces

Please tell us your needs

Indasina, a group corporation composed of factories, is committed to a variety of electronic products and the overall customized solutions.

partners 8
Partners7
Partners6
Partners5
Partners4
Partners3
Partners2
Partners1
Leave a message Request A Free Quote
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.