product
  •  M12L64164A-5TG

    ESMT SDRAM MEMORY M12L64164A-5TG TSOP54

    1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION   The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by  16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on  every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same  device to be useful for a variety of high bandwidth, high performance memory system applications.

    Hot Tags : SDRAM MEMORY ESMT M12L64164A-5TG

  •  M12L64164A-7TG

    ESMT M12L64164A-7TG TOSP-54 SDRAM MEMORY

    1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION    The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

    Hot Tags : M12L64164A-7TG

  • M12L2561616A-6TG2T

    ESMT SDRAM MEMORY M12L2561616A-6TG2T TOSP-54

    4M x 16 Bit x 4 Banks  Synchronous DRAMGENERAL DESCRIPTION  The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits.  Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.  Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a  variety of high bandwidth, high performance memory system applications.

    Hot Tags : M12L2561616A-6TG2T

  • EMST M12L64164A-7TG2C

    EMST TOSP-54 M12L64164A-7TG2C SDRAM MEMORY

    1M x 16 Bit x 4 Banks   Synchronous DRAMThe M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

    Hot Tags : EMST M12L64164A-7TG2C MEMORY

[  a total of  1  pages]

Please tell us your needs

Indasina, a group corporation composed of factories, is committed to a variety of electronic products and the overall customized solutions.

partners 8
Partners7
Partners6
Partners5
Partners4
Partners3
Partners2
Partners1
Leave a message Request A Free Quote
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.