product
Products
Home /

SEMICONDUCTORS

/

Electronic Components

/

ESMT

/ESMT ​SPI-NAND Flash Memory F50L2G41XA-104YG2B

ESMT ​SPI-NAND Flash Memory F50L2G41XA-104YG2B

3.3V 2 Gbit  

SPI-NAND Flash Memory

Serial peripheral interface (SPI) NAND is an SLC NAND Flash memory device that provides a cost-effective nonvolatile memory  storage solution where pin count must be kept to a minimum. It is also an alternative solution to SPI NOR, offering superior write  performance and cost per bit over SPI NOR. 

  • Brand:

    ESMT
  • Product Details

GENERAL DESCRIPTION  

Serial peripheral interface (SPI) NAND is an SLC NAND Flash memory device that provides a cost-effective nonvolatile memory  storage solution where pin count must be kept to a minimum. It is also an alternative solution to SPI NOR, offering superior write  performance and cost per bit over SPI NOR. The hardware interface creates a low pincount device with a standard pinout that remains  the same from one density to another and supports future upgrades to higher densities without board redesign.



FEATURES  

 Single-level cell (SLC) technology  

 Organization   

- Page size x1: 2176 bytes (2048 + 128 bytes)   

- Block size: 64 pages (128K + 8K bytes)   

- Device size: 2Gb (2 planes, 1024 blocks per plane)  

 Standard and extended SPI-compatible serial bus  interface  

- Instruction, address on 1 pin; data out on 1, 2, or 4 pins  

- Instruction on 1 pin; address, data out on 2 or 4 pins  

- Instruction, address on 1 pin; data in on 1 or 4 pins  

 User-selectable internal ECC supported  

- 8 bits/sector  

 Array performance  

- 104 MHz clock frequency (MAX)  

- Page read: 25μs (MAX) with on-die ECC disabled; 70μs  (MAX) with on-die ECC enabled  

- Page program: 200μs (TYP) with on-die ECC disabled;  220μs (TYP) with on-die ECC enabled  

- Block erase: 2ms (TYP)  

 Advanced features  

- Read page cache mode  

- Read unique ID  

- Read parameter page  

 Device initialization  

- Automatic device initialization after power-up  

 Security  

- The 1  st block is valid when shipped from factory  with ECC enabled  

- Software write protection with lock register  

- Hardware write protection to freeze BP bits  

- Lock tight to freeze BP bits during one power cycle  

 Permanent block lock protection  

- OTP Space: 10 pages one-time programmable  NAND Flash memory area  

 Operating voltage range  

- VCC = 2.7–3.6V  

 Operating temperature  

- Commercial: 0°C to +70°C  

 Quality and reliability  

- Endurance: 100,000 PROGRAM/ERASE cycles  

- Data retention: JESD47H-compliant;  see qualification report   

- Additional: Uncycled data retention: 10 years 24/7 @ 70°C

Send A Message
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.
If you have questions or suggestions,please leave us a message,we will reply you as soon as we can!

Product Categories

New Products

Related Products
EMST M12L64164A-7TG2C

EMST TOSP-54 M12L64164A-7TG2C SDRAM MEMORY

1M x 16 Bit x 4 Banks   Synchronous DRAMThe M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

M12L2561616A-6TG2T

ESMT SDRAM MEMORY M12L2561616A-6TG2T TOSP-54

4M x 16 Bit x 4 Banks  Synchronous DRAMGENERAL DESCRIPTION  The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits.  Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.  Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a  variety of high bandwidth, high performance memory system applications.

 M12L64164A-7TG

ESMT M12L64164A-7TG TOSP-54 SDRAM MEMORY

1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION    The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

 M12L64164A-5TG

ESMT SDRAM MEMORY M12L64164A-5TG TSOP54

1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION   The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by  16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on  every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same  device to be useful for a variety of high bandwidth, high performance memory system applications.

M12L128168A-6TG

ESMT SDRAM MEMORY M12L128168A-6TG SDRAM8*16 TSOP54

2M x 16 Bit x 4 Banks  Synchronous DRAM The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.  

M13S2561616A-5TG

ESMT M13S2561616A-5TG DDR1 SDRAM 16*16

4M x 16 Bit x 4 Banks   Double Data Rate SDRAM

 M13S5121632A-5TG

ESMT SDRAM M13S5121632A-5TG DDR1 32*16

8M x 16 Bit x 4 Banks   Double Data Rate SDRAM

M15T2G16128A-DEBG2LS

ESMT DDR3 SDRAM M15T2G16128A-DEBG2LS

16M x 16 Bit x 8 Banks  DDR3(L) SDRAMDescription  The 2Gb Double-Data-Rate-3(L) (DDR3(L)) DRAM is double data rate architecture to achieve high-speed operation. It is  internally configured as an eight bank DRAMs.  The 2Gb chip is organized as 16Mbit x 16 I/Os x 8 bank devices. These synchronous devices achieve high speed  double-data-rate transfer rates of up to 1866 Mb/sec/pin for general applications.  The chip is designed to comply with all key DDR3(L) DRAM key features and all of the control and address inputs are  synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK  rising and  CK  falling). All I/Os are synchronized with a single ended DQS or differential DQS pair in a source synchronous  fashion.  These devices operate with a single 1.35V -0.067V/+0.1V or 1.5V ± 0.075V power supply and are available in BGA packages.

Please tell us your needs

Indasina, a group corporation composed of factories, is committed to a variety of electronic products and the overall customized solutions.

partners 8
Partners7
Partners6
Partners5
Partners4
Partners3
Partners2
Partners1
Leave a message Request A Free Quote
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.