product
Products
Home /

SEMICONDUCTORS

/

Electronic Components

/

ESMT

/ESMT F50L1G41LB-104YG2M 3.3V 1Gbit SPI-NAND Flash Memory

ESMT F50L1G41LB-104YG2M 3.3V 1Gbit SPI-NAND Flash Memory

The serial electrical interface follows the industry-standard serial peripheral interface (SPI), providing a cost-effective non-volatile memory  storage  solution  in  systems  where  pin  count  must  be kept to a minimum.

  • Brand:

    ESMT
  • Product Details

GENERAL DESCRIPTION 

The serial electrical interface follows the industry-standard serial peripheral interface (SPI), providing a cost-effective non-volatile memory  storage  solution  in  systems  where  pin  count  must  be kept to a minimum. The device is a 1GbSLC SPI-NAND Flash memory device based on the standard parallel NAND Flash, but new  command  protocols  and  registers  are  defined  for  SPI operation. It is also an alternative to SPI-NOR, offering superior write performance and cost per bit over SPI-NOR.


The command set resembles common SPI-NOR command set, modified  to  handle  NAND-specific  functions  and  new  features. New features include user-selectable internal ECC. With internal ECC enabled, ECC code is generated internally when a page is written  to  the memory  array.  The  ECC  code  is  stored  in  the spare  area  of  each  page.  When  a  page  is  read  to  the  cache register,  the  ECC  code  is  calculated  again  and  compared  with the stored  value.  Errors  are  corrected if necessary.  The device either outputs corrected dataor returns an ECC error status.


The   memory   is   divided   into   blocks   that   can   be   erased independently  so  it  is  possible  to  preserve  valid  data  while  old data is erased. The device contains 1024 blocks, composed by 64  pages  consisting  in  two  NAND  structures  of  32  series connected  Flash  cells.  Each  page  consists  2112-Byte  and  is further  divided  into  a  2048-Byte  data  storage  area  with  a separate 64-Byte spare area. The 64-Byte area is typically used for memory and error management.


The pins serve as the ports for signals. The device has six signal lines plus VCCand ground (GND, VSS). The signal lines are SCK (serial clock), SI (command and data input), SO (response and data output), and control signals CS#, HOLD#, WP#.


FEATURES   

Voltage Supply: 3.3V (2.7V~3.6V)

Organization

-Memory Cell Array: (128M + 4M) x 8bit

-Data Register: (2K + 64) x 8bit

Automatic Program and Erase

-Page Program: (2K + 64) Byte

-Block Erase: (128K + 4K) Byte 

Page Read Operation

-Page Size: (2K + 64) Byte

-Read from Cell to Register with Internal ECC: 100us

Memory Cell: 1bit/Memory CellSupportSPI-Mode 0 and SPI

-Mode 31Fast Write Cycle Time 

-Program time:400us 

-Block Erase time: 4ms

Hardware Data Protection

-Program/Erase Lockout During Power Transitions

Reliable CMOS Floating Gate Technology

-Internal ECC Requirement: 1bit/512Byte

-Endurance: 100K Program/Erase cycles

-Data Retention: 10 years

Command Register OperationNOP: 4 cycles

OTP Operation

Bad-Block-Protect

Boot Read

Send A Message
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.
If you have questions or suggestions,please leave us a message,we will reply you as soon as we can!

Product Categories

New Products

Related Products
EMST M12L64164A-7TG2C

EMST TOSP-54 M12L64164A-7TG2C SDRAM MEMORY

1M x 16 Bit x 4 Banks   Synchronous DRAMThe M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

M12L2561616A-6TG2T

ESMT SDRAM MEMORY M12L2561616A-6TG2T TOSP-54

4M x 16 Bit x 4 Banks  Synchronous DRAMGENERAL DESCRIPTION  The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits.  Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle.  Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a  variety of high bandwidth, high performance memory system applications.

 M12L64164A-7TG

ESMT M12L64164A-7TG TOSP-54 SDRAM MEMORY

1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION    The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits.  Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock  cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be  useful for a variety of high bandwidth, high performance memory system applications.

 M12L64164A-5TG

ESMT SDRAM MEMORY M12L64164A-5TG TSOP54

1M x 16 Bit x 4 Banks   Synchronous DRAMGENERAL DESCRIPTION   The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by  16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on  every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same  device to be useful for a variety of high bandwidth, high performance memory system applications.

M12L128168A-6TG

ESMT SDRAM MEMORY M12L128168A-6TG SDRAM8*16 TSOP54

2M x 16 Bit x 4 Banks  Synchronous DRAM The M12L128168A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 16 bits.  

M13S2561616A-5TG

ESMT M13S2561616A-5TG DDR1 SDRAM 16*16

4M x 16 Bit x 4 Banks   Double Data Rate SDRAM

 M13S5121632A-5TG

ESMT SDRAM M13S5121632A-5TG DDR1 32*16

8M x 16 Bit x 4 Banks   Double Data Rate SDRAM

F50L2G41XA-104YG2B

ESMT ​SPI-NAND Flash Memory F50L2G41XA-104YG2B

3.3V 2 Gbit  SPI-NAND Flash MemorySerial peripheral interface (SPI) NAND is an SLC NAND Flash memory device that provides a cost-effective nonvolatile memory  storage solution where pin count must be kept to a minimum. It is also an alternative solution to SPI NOR, offering superior write  performance and cost per bit over SPI NOR. 

Please tell us your needs

Indasina, a group corporation composed of factories, is committed to a variety of electronic products and the overall customized solutions.

partners 8
Partners7
Partners6
Partners5
Partners4
Partners3
Partners2
Partners1
Leave a message Request A Free Quote
If you are interested in our products and want to know more details,please leave a message here,we will reply you as soon as we can.